



UNITED STATES PATENT AND TRADEMARK OFFICE

COMMISSIONER FOR PATENTS  
UNITED STATES PATENT AND TRADEMARK OFFICE  
WASHINGTON, D.C. 20231  
www.uspto.gov

APPLICATION NUMBER	FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTY.DOCKET.NO	DRAWINGS	TOT CLAIMS	IND CLAIMS
09/834,660	04/12/2001	2813	1604	MI22-1637	2	43	9

CONFIRMATION NO. 6625

021567  
WELLS ST JOHN ROBERTS GREGORY AND MATKIN  
SUITE 1300  
601 W FIRST AVENUE.  
SPOKANE, WA 992013828

FILING RECEIPT



\*OC000000006026001\*

Date Mailed: 05/01/2001

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Customer Service Center. Please provide a copy of this Filing Receipt with the changes noted thereon. If you received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

**Applicant(s)**

Luan C. Tran, Meridian, ID;

**Domestic Priority data as claimed by applicant**

THIS APPLICATION IS A DIV OF 09/388,857 09/01/1999

**F reign Applications**

If Required, Foreign Filing License Granted 04/30/2001

Projected Publication Date: 08/09/2001

Non-Publication Request: No

Early Publication Request: No

**Title**

Semiconductor processing methods of forming transistors, semiconductor processing methods of forming dynamic random access memory circuitry, and related integrated circuitry

**Preliminary Class**